TechReaderDaily.com
TechReaderDaily
Live
Anouk Devereaux
Home  /  Newsroom  /  Anouk Devereaux

Anouk Devereaux

Silicon Correspondent

Anouk Devereaux covers silicon for TechReaderDaily — the chips, the fabs, and the equipment that builds the equipment. Eindhoven base by design. She has been inside more cleanrooms than most people have been on factory tours.

10 articles published Eindhoven, Netherlands
  • transformer-only and inference-specialized ASICs
  • EUV lithography and the equipment supply chain
  • TSMC/Samsung/Intel Foundry process nodes and yield
  • packaging (CoWoS, hybrid bonding, chiplets)
  • the geopolitics of fab siting

Latest from this reporter

Hardware · Inference ASICs

Inference ASICs Now Handle Two-Thirds of AI Compute

Transformer-specialized silicon sheds training circuitry to create a new class of inference ASICs optimized purely for token speed and power efficiency.

May 11, 2026 · 10 min
Aerial view of TSMC's Phoenix, Arizona fabrication plant construction site with multiple large white buildings and cranes, April 2025. Hardware · Supply Chain

TSMC's 3nm Kumamoto Fab Proves Siting Is Now the Chip War

TSMC's upgrade of its second Japanese fab to 3-nanometer production is not a market move, but the latest proof that the geography of advanced silicon is now drawn by security planners, not supply-chain managers.

May 11, 2026 · 9 min
An ASML extreme ultraviolet lithography machine inside a cleanroom at the company's headquarters in Veldhoven, Netherlands, with technicians in white bunny suits inspecting the tool. Silicon · Supply Chain

EUV Supply Chain Bottleneck: Missing Lasers, Soaring Costs

ASML raised its 2026 revenue outlook to €40 billion, but the extreme ultraviolet lithography supply chain is maxed out, with optics, chemicals, and geopolitics straining under the load.

May 10, 2026 · 12 min
AMD and Nvidia GPUs Consume Lion's Share of TSMC's CoWoS Capacity | Tom ... Packaging · Supply Chain

TSMC's CoWoS at 98% Utilisation — Nvidia Secures Most

Advanced packaging has become the binding constraint on AI silicon, but hybrid bonding and chiplets offer a path out—though the supply chain is more concentrated than the front end ever was.

May 9, 2026 · 9 min
Intel Secures All Of ASML's High-NA EUV Lithography Machines Set To Be ... Hardware · Silicon Supply Chain

EUV Lithography's Real Bottleneck: 5,000 Suppliers Deep

While ASML's EXE:5200 High NA scanner ships and its light source targets 1,000 watts, the real bottleneck lies in a supply chain of 5,000 suppliers, where Zeiss mirrors and TRUMPF lasers each rely on a single factory on Earth.

May 9, 2026 · 9 min